

WE CLAIM:

1 1. A field effect device having a gate dielectric, wherein the gate dielectric comprises a
2 germanate material.

1 2. The field effect device of claim 1, wherein the germanate material constitutes a layer.

1 3. The field effect device of claim 2, wherein the germanate material layer has a
2 dielectric constant over 4.

1 4. The field effect device of claim 3, wherein the germanate material layer has a
2 dielectric constant approximately between 8 and 40.

1 5. The field effect device of claim 2, wherein the germanate material layer has a thickness
2 of approximately between 1.5nm and 50nm.

1 6. The field effect device of claim 1, further comprising a channel region, wherein the
2 gate dielectric further comprises an interlayer disposed between the channel region and
3 the germanate material layer.

1 7. The field effect device of claim 6, wherein the interlayer is less than approximately
2 1nm thick.

1 8. The field effect device of claim 1, wherein the gate dielectric consists essentially of the
2 germanate material.

1 9. The field effect device of claim 1, wherein the gate dielectric comprising the germanate
2 material possesses greater resistance against charge tunneling than a SiO₂ gate dielectric,
3 and a capacitance per unit area of the gate dielectric comprising the germanate material is
4 at least as large as the capacitance per unit area of the SiO₂ gate dielectric.

1 10. The field effect device of claim 1, wherein the germanate material is hafnium
2 germanium oxide.

1 11. The field effect device of claim 1, wherein the field effect device is a Si MOS
2 transistor.

1 12. The field effect device of claim 1, wherein the field effect device is a SiGe-based
2 MOS transistor.

1 13. The field effect device of claim 1, wherein the field effect device is a Ge MOS
2 transistor.

1 14. The field effect device of claim 1, wherein the field effect device is a III-V material
2 based MOS transistor.

1 15. A method for fabricating a semiconductor field effect device comprising the step of:
2 forming a gate dielectric which comprises a germanate material having a chemical
3 composition of $\text{Me}_z\text{Ge}_x\text{O}_y$, where Me is a metal, and x, y, and z are non-zero integers.

4 16. The method of claim 15, further comprising the step of selecting the germanate
5 material to withstand a temperature of at least 800°C.

1 17. The method of claim 15, further comprising the step of selecting the germanate
2 material in a manner that the gate dielectric has greater resistance against charge
3 tunneling than a SiO_2 gate dielectric, and a capacitance per unit area at least as large as
4 the capacitance per unit area of the SiO_2 gate dielectric.

1 18. The method of claim 15, further comprising the step of providing a channel region to
2 interface with the germanate material, and selecting the germanate material to provide
3 interface stability with the channel region.

1 19. The method of claim 15, further comprising the step of providing a channel region to
2 interface with the germanate material, and selecting the germanate material to maximize
3 carrier mobility in the channel region.

1 20. The method of claim 15, further comprising the step of providing a source and a
2 drain, wherein the step forming the gate dielectric is carried out before the step of
3 providing the source and the drain.

1 21. The method of claim 15, further comprising the step of providing a source and a
2 drain, wherein the step forming the gate dielectric is carried out after the step of
3 providing the source and the drain.

1 22. The method of claim 15, wherein the germanate material is formed by a chemical
2 vapor deposition technique.

1 23. The method of claim 22, wherein the chemical vapor deposition is performed in a
2 temperature range of between about 300°C and 700°C.

1 24. The method of claim 15, wherein the germanate material is formed by atomic layer
2 deposition.

1 25. The method of claim 24, wherein the atomic layer deposition comprises between
2 about 10 and 500 cycles of layer deposition.

1 26. A processor, comprising:
2 at least one chip, wherein the chip comprises at least one semiconductor field
3 effect device having a gate dielectric, wherein the gate dielectric comprises a germanate
4 material.

1 27. The processor of claim 26, wherein the processor is a digital processor.

1 28. The processor of claim 26, wherein the processor comprises at least one analog
2 circuit.